www.conairnet.com

## SYSTEM CONFIGURATION for S900II robots Software Version 1.0

. WARNING - Reliance on this Manual Could Result in Severe Bodily Injury or Death!
This manual is out-of-date and is provided only for its technical information, data and capacities. Portions of this manual detailing procedures or precautions in the operation, inspection, maintenance and repair of the product forming the subject matter of this manual may be inadequate, inaccurate, and/or incomplete and cannot be used, followed, or relied upon. Contact Conair at info @conairgroup.com or 1-800-654-6661 for more current information, warnings, and materials about more recent product manuals containing warnings, information, precautions, and procedures that may be more adequate than those contained in this out-of-date manual.

## Logo definitions:

1 Warning, risk
Sepro robotique innovations
? What to do?

I
Document evolutions
Handy hints
圂 Example
$\sqrt{2 \times 3}$ Software innovation

## I - MEMORY

## I-1. Accessing the memory

After accessing "Memory Management" by pressing [Memo_M] (programming menu), pressing the [M_Read] key gives access to the read (or modification) function of the user and system RAM or EEPROM memory (at the address of the memory box by default if necessary).
The address of the area at which reading is to begin is given in hexadecimal ( 0 to F) using the numerical keypad and the first row of alphanumerical keys of the keyboard.
Certain areas are directly accessible from the keyboard :
留 : beginning of the PRG editing area ( $0 \times 006430$ ).
$\square$ : beginning of the PLC editing area ( $0 \times 009$ 430).
(T) beginning of the program storage in RAM area ( $0 \times 00 \mathrm{~B} 300$ ).

0- : beginning of the MODULE where the programs are stored ( $0 \times 800000$ ).

(t) ${ }^{2}$ : robot serial number in RAM.
: RAM access password.
( ) beginning of parameters in RAM.
Q : beginning of the faults 200 to 204 message table in RAM.
For example : to access the beginning of the program storage area, the procedure is as follows :
[Memo_M] -> [M_Read] -> [Address] -> $\overparen{\square}$

* The keys :
- [ + ] or [ - ] to change addresses 2 by 2 .
$-[\uparrow]$ or $[\downarrow]$ to change addresses 10 by 10 (hexadecimal).
- [PG DN] or [PG UP] to change addresses 100 by 100 (hexadecimal).
* The function keys F1 to F5 :
- [Address] to change the address.
- [Modif] to change the contents of the memory area displayed (word).
- [Search] to search for a particular word (e.g. : FA1B)
- [Print] to print the memory contents from the displayed address (in order to search for the incorrect instructions which will be printed as ????).
[StopPr] to stop sending the memory contents to the printer.

Note : To access the modification function, a password is necessary which remains valid as long as the user does not exit the "M_Read" procedure. Certain critical system areas cannot be read and all requests to modify them will be rejected.
By default, the value given after modification request is $0 \times$ FFFF (useful to delete words in the memory).
As for the other functions, the EXIT key is used to abandon a request or to exit the procedure.

## I - 2. Memory areas

## I - 2. 1.Data saved in RAM (512 K x 8) 0 to 7 FFFF

| Address in Hexadecimal | Contents |
| :---: | :---: |
| $00000$ | Variables used by Philips (BOOT) |
| $02800$ | "Fixed" SEPRO variables, see table below for details of the variables |
| 0A4FF |  |
| 0B2FF | SEPRO parameters in RAM |
| 0B300 | PRG storage area ( $128 \mathrm{~K} \times 8$ ) |
| 2A6FF |  |
|  | SEPRO variables / work tables |
| 37FFF |  |
|  | Temporary transfer area (128 K x 8) |
| $\begin{aligned} & 57 \mathrm{FFF} \\ & 58000 \end{aligned}$ |  |
| 7FFFF | Piles and heaps used by the ERM kernel |


| 02800 | En Ordre = RAM contents correct indicator (GIRLAFRIDOU). |
| :--- | :--- |
| 02810 | Bit_U_S = System and user bits table. |
| 02890 | Bit_Tpo = PLC timer bits table. |
| 028A0 | Imag_S = Images of the 255 ON/OFF outputs. |
| 029A0 | Imag_E = Image of the 255 ON/OFF inputs. |
| 02AAA | Word_U = User words table (16-bit WORD). |
| 02AE0 | Word_S = System words table (see Programming Level 2 manual for description). |
| 02B20 | Tpo_Aut = PLC timers table. |
| 02B40 | Compt = Counters table (standard and stacking). |
| 04AA0 | Pile_Def = Pile of historic faults. |
| 04BC0 | Comptime = Times basic counter. |
| 04BC4 | Dir_RAM = PRG / PLC directory in editing area. |
| 04C04 | Dir_PP = PRG directory in save area. |
| 05254 | Dir_PLC = PLC directory in save area. |
| 05710 | Mod_PP = PRG directory in the module. |
| 05D60 | Mod_PLC = PLC directory in the module. |
| 0621C | Tab_temps = Robot times table. |
| 06230 | WWord_U = Double words table (32 bits). |
| 06430 | Ram_PP = PRG editing area. |
| 09430 | Ram_PLC = PLC editing area. |

## I-2.2.Program addressing in memory

The PRG and PLC programs are stored in the RAM memory, starting from the address 0xB300.
The maximum length of a PRG is 12286 bytes ; 4096 bytes for a PLC.
This area reserved for the permanent storage varies depending on the option 32 to 128 Kbytes.
So that it remains compatible with previous software versions, the RAM if formatted with 0xFFFF like an EEPROM. This formatting is carried out when the robot is first started up (for the 128 Kbytes) or when the memory is totally set to 0 [ RsMEM ] (on the size provided for in the options)

The parameters are stored in FLASHPROM at the address 0xF10E0000. An image of this address is stored in RAM at the address 0xA500. The length of the parameters is fixed at 2800 bytes.
The "SAP message" file is stored in FLASHPROM at the address 0xF10E1200. Its length is fixed at 4590 bytes.
The programs, parameters and SAP messages are transferred via a temporary buffer of 12286 bytes at the address $0 \times 38000$. (This buffer can be extended to 128 Kbytes).

I - 2. 3.Data in Flashprom ( 1 M x 8) F10 00000 to F10 FFFFF

| Block number | Address in Hexadecimal | Contents |
| :---: | :---: | :---: |
| 1st block | $\text { F10 } 00000$ <br> F10 0FFFF | ERM kernel + SEPRO program |
|  | $\begin{aligned} & \hline \text { F10 } 10000 \\ & \text { F10 1FFFF } \\ & \hline \end{aligned}$ | SEPRO code (1) |
| 2nd block | $\begin{aligned} & \text { F10 } 20000 \\ & \text { F10 3FFFF } \end{aligned}$ | SEPRO code (2) |
| 3rd block | $\begin{aligned} & \text { F10 } 40000 \\ & \text { F10 5FFFF } \end{aligned}$ | SEPRO code (3) |
| 4th block | $\begin{aligned} & \hline \text { F10 } 60000 \\ & \text { F10 7FFFF } \\ & \hline \end{aligned}$ | SEPRO code (4) |
| 5th block | $\begin{array}{\|l\|} \hline \text { F10 } 80000 \\ \text { F10 9FFFF } \\ \hline \end{array}$ | SEPRO code (5) |
| 6th block | $\begin{aligned} & \text { F10 A0000 } \\ & \text { F10 BFFFF } \end{aligned}$ | Reserved for extension of SEPRO code |


| $\begin{aligned} & \hline \text { Block } \\ & \text { number } \end{aligned}$ | Address in Hexadecimal | Contents |
| :---: | :---: | :---: |
| 7th block <br> Messages | $\begin{aligned} & \text { F10 C0000 } \\ & \text { F10 CEBEF } \end{aligned}$ | Messages in language 1 |
|  | F10 CEBF0 |  |
|  |  | Messages in language 2 |
|  | F10 DD7DF |  |
|  | F10 DD7E0 | Font robot 1 |
|  | F10 DE7EF |  |
|  | F10 DE7F0 | Font robot 2 |
|  | F10 DF7FF |  |
|  | F10 DF800 |  |
|  |  | Code converter table IMM 1 |
|  | F10 DF9FF |  |
|  | F10 DFA00 |  |
|  |  | Code converter table IMM 2 |
|  | F10 DFBFF |  |
|  | F10 DFC00 |  |
|  |  | Code converter table Printer 1 |
|  | F10 DFDFF |  |
|  | F10 DFE00 |  |
|  |  | Code converter table Printer 2 |
|  | F10 DFFFF |  |
| 8th block | F10 E0000 |  |
|  |  | SEPRO parameters |
|  | F10 E0DFF |  |
|  | F10 E1200 |  |
| Parameters <br> and SAP |  | SAP messages |
|  | F10 E2256 |  |
|  | F10 E2400 |  |
|  | F10 FFFFF | Reserved for SEPRO |

## I - 3. Specific information

These are directly accessed using the Memory Read function followed by the request [Address] and a letter :
$\qquad$ to access the memory area containing the passwords.

- $\operatorname{tin}^{3}$. to access the memory area containing the serial number and the type of robot.



## II - INSTRUCTION CODES

## II - 1. Part programs

| Type <br> of Instruction | Display | Codop (hexadecimal) |
| :--- | :--- | ---: | :---: |$\quad$ Examples

[^0]| Type of Instruction | Display | Codop (hexadecimal) | Examples |
| :---: | :---: | :---: | :---: |
| FUNCTIONS (FUNC) |  |  |  |
| SPEED | VEL.X 001 to 100 | B000[oper.4bits][oper.12bits] | B0000062 = VEL.X 098 |
| in \% of the parametered speed | VEL.Y 001 to 100 | B001[oper.4bits][oper. 12 bits ] | B001000A = VEL.Y 010 |
|  | VEL.Z 001 to 100 | B002[oper.4bits][oper.12bits] | B0020012 = VEL.Z 018 |
|  | VEL.B 001 to 100 | B003[oper.4bits][oper.12bits] | B0030064 = VEL.B 100 |
|  | VEL.C 001 to 100 |  | $\begin{array}{r} \mathrm{B} 004 \mathrm{~A} 032=\underset{\text { Marker P10 }}{\text { VEL. } 050} \\ \end{array}$ |
|  | VEL.X WW_*nn | B050 0000 [oper.12bits] | B0500042 = VEL.X ${ }^{\text {ww066 }}$ |
|  | VEL.Y WW_*nn | B051 0000 [oper.12bits] | B0510043 = VEL.Y ww067 |
|  | VEL.Z WW_*nn | B052 0000 [oper. 12 bits ] | B0520042 = VEL.Z ${ }^{\text {ww066 }}$ |
|  | VEL.B WW_*nn | B053 0000 [oper.12bits] | B0530042 = VEL.B wwo66 |
|  | VEL.C WW_*nn * (nn = 00 to 55 | B054 0000 [oper.12bits] | B0540043 = VEL.C wwo67 |
|  | and 66 to 67) | Word No. |  |
| ACCELERATION | ACC.X 001 to 100 | B010 [oper. 16 bits] | B010000F = ACC. X 015 |
| in \% of the parametered acceleration | ACC.Y 001 to 100 | B011 [oper. 16 bits] | B0110064 = ACC.Y 100 |
|  | ACC.Z 001 to 100 | B012 [oper. 16 bits] | B0120044 = ACC.Z 068 |
|  | ACC.B 001 to 100 | B013 [oper. 16 bits] | B0130005 = ACC.B 005 |
|  | ACC.C 001 to 100 | B014 [pper. ${ }^{\text {dalue in }} 6$ bits] | B0140032 = ACC.C 050 |
| Master MOVEMENT | MASTER.X | B030 |  |
|  | MASTER.Y | B031 |  |
|  | MASTER.Z | B032 |  |
|  | MASTER.B | B033 |  |
|  | MASTER.C | B034 |  |
| IMPRECISION | IMP.X | B040 |  |
|  | IMP.Y | B041 |  |
|  | IMP.Z | B042 |  |
|  | IMP.B | B043 |  |
|  | IMP.C | B044 |  |


| Type of Instruction | Display | Codop (hexadecimal) | Examples |
| :---: | :---: | :---: | :---: |
| MOTORIZED MOTIONS |  |  |  |
| SLOW APPROACH in \% of the maximum parametered speed | SLA.X 001 to 100 <br> SLA.Y 001 to 100 <br> SLA.Z 001 to 100 <br> SLA.B 001 to 100 <br> SLA.C 001 to 100 | B020 [oper. 16 bits] B021 [oper. 16 bits] B022 [oper. 16 bits] B023 [oper. 16 bits] B024 [oper. 16 bits] Value in \% | $\begin{aligned} & \text { B0200026 = SLA.X } 026 \\ & \text { B0210034 = SLA.Y } 034 \\ & \text { B0220090 }=\text { SLA.Z } 090 \\ & \text { B0230100 }=\text { SLA.B } 100 \\ & \text { B0240010 }=\text { SLA.C } 010 \end{aligned}$ |
| LINEAR |  |  |  |
| ABSOLUTE <br> (Numerical operands) | X.ABS_L distance Y.ABS_L distance Z.ABS_L distance B.ABS_L distance C.ABS_L distance | C000[oper.8bits][oper.24bits] C001[oper.8bits][oper.24bits] C002[oper.8bits][oper.24bits] C003[oper.8bits][oper.24bits] C004[oper.8bits][oper.24bits] | C00000000664=X.ABS.L00163.6 C001000F423F=Y.ABS.L99999.9 C00200000320=Z.ABS.L00080.0 C0030000003F=B.ABS.L00006. 3 C0040000050C=C.ABS.L00150.0 |
| STACKING | X.STK_L distance Y.STK_L distance Z.STK_L distance B.STK_L distance C.STK_L distance | C010[oper.8bits][oper.24bits] C011[oper.8bits][oper.24bits] C012[oper.8bits][oper.24bits] C053 C054 | C01000008ACF=X.STK.L03453.5 <br> C01100030DE3=Y.STK.L20016.3 <br> C01200000159=Z.STK.L00034.5 <br> Reserved for general STKs <br> Absolute distances from the header |
| RELATIVE | X.REL_L distance Y.REL_L distance Z.REL_L distance B.REL_L distance C.REL_L distance | C020[oper.8bits][oper.24bits] C021[oper.8bits][oper.24bits] C022[oper.8bits][oper.24bits] C023[oper.8bits][oper.24bits] C024[oper.8bits][oper.24bits] | C020800000A0=X.REL.L-0016.0 C021000000A0=Y.REL.L-0016.0 C0228001869F=Z.REL.L-9999.9 C02300002706=B.REL.L+0999.9 C0240000000A=C.REL.L+0001.0 |
| CHECKING | X.CTL_L distance Y.CTL_L distance Z.CTL_L distance B.CTL_L distance C.CTL_L distance | C030[oper.8bits][oper.24bits] C031[oper.8bits][oper.24bits] C032[oper.8bits][oper.24bits] C033[oper.8bits][oper.24bits] C034[oper.8bits][oper.24bits] SAP marker No. Distance in 1 | C03000000664=X.CTL.L00163.6 C031000F423F=Y.CTL.L9999. 9 C03200000320=Z.CTL.L00080.0 C0330000003F=B.CTL.L00006.3 C0340500050C=C.CTL.L00150.0 <br> 0 mm <br> Marker P05 |
| ROTATING |  |  |  |
| ABSOLUTE <br> (Numerical operands) | X.ABS_R Angle Y.ABS_R Angle Z.ABS_R Angle B.ABS_R Angle C.ABS_R Angle | C100[oper.8bits][oper.24bits] C101[oper.8bits][oper.24bits] C102[oper.8bits][oper.24bits] C103[oper.8bits][oper.24bits] C104[oper.8bits][oper.24bits] | C10000000664=X.ABS.R00163.6 C101000005DC=Y.ABS.R00150.0 C10200000320=Z.ABS.R00080.0 C1030000003F=B.ABS.R00006. 3 C10400000159=C.ABS.R00034.5 |
| STACKING | X.STK_R Angle Y.STK_R Angle Z.STK_R Angle | C110[oper.8bits][oper.24bits] C111[oper.8bits][oper.24bits] C112[oper.8bits][oper.24bits] | C11000008ACF=X.STK.R03453.5 <br> C11100030DE3=Y.STK.R20016.3 <br> C11200000159=Z.STK.R00034.5 |
| RELATIVE | X.REL_R Angle Y.REL_R Angle Z.REL_R Angle B.REL_R Angle C.REL_R Angle | C120[oper.8bits][oper.24bits] C121[oper.8bits][oper.24bits] C122[oper.8bits][oper.24bits] C123[oper.8bits][oper.24bits] C124[oper.8bits][oper.24bits] | C12000000384=X.REL.R+90.0 C12180000320=Y.REL.R-90.0 C12200000320=Z.REL.R+80.0 C12380000159=B.REL.R-34.5 C1240000003F=C.REL.R+06. 3 |


| Type of Instruction | Display | Codop (hexadecimal) | Examples |
| :---: | :---: | :---: | :---: |
| CHECKING | X.CTL_R Angle Y.CTL_R Angle Z.CTL_R Angle B.CTL_R Angle C.CTL_R Angle | C130[oper.8bits][oper.24bits] C131[oper.8bits][oper.24bits] C132[oper.8bits][oper.24bits] C133[oper.8bits][oper.24bits] C134[oper.8bits][oper.24bits] SAP Marker No. Angle in $1 / 10 \mathrm{deg}$. | C13000000664=X.CTL.R00163.6 C131000F423F=Y.CTL.R9999.9 C13200000320=Z.CTL.R00080.0 C1330000003F=B.CTL.R00006.3 C1340000050C=C.CTL.R00150.0 |
| TEACHING | $\begin{aligned} & \text { U UTeach } \\ & \text { Previous instruction } \end{aligned}$ |  | coloooaAAAAA=X.STK.LTeach <br> C10200AAAAAA=Z.ABS.RTeach |
| MOTORIZED MOTIONS (cont'd) LINEAR |  |  |  |
| ABSOLUTE <br> (Words) | X.ABS_L WW *nn Y.ABS_L WW *nn Z.ABS_L WW *nn B.ABS_L WW *nn C.ABS_L WW *nn | C200 [oper. 16 bits] C201 [oper. 16 bits] C202 [oper. 16 bits] C203 [oper. 16 bits] C204 [oper. 16 bits] | C200000A = X.ABS.L WW10 |
| STACKING | X.STK_L WW *nn <br> Y.STK_L WW *nn <br> Z.STK_L WW *nn | C210 [oper. 16 bits] <br> C211 [oper. 16 bits] <br> C212 [oper. 16 bits] | C210000B $=$ X.STK.L WW11 |
| RELATIVE | X.REL_L WW *nn Y.REL_L WW *nn Z.REL_L WW *nn B.REL_L WW *nn C.REL_L WW *nn | C220 [oper. 16 bits] C221 [oper. 16 bits] C222 [oper. 16 bits] C223 [oper. 16 bits] C224 [oper. 16 bits] | C2200041 = X.REL.L WW65 |
| CHECKING | X.CTL_L WW *nn Y.CTL_L WW *nn Z.CTL_L WW *nn B.CTL_L WW *nn C.CTL_L WW *nn | C230 [oper. 16 bits] C231 [oper. 16 bits] C232 [oper. 16 bits] C233 [oper. 16 bits] C234 [oper. 16 bits] | C2300010 $=$ X.CTL.L WW16 |
| ROTATING |  |  |  |
| ABSOLUTE <br> (Words) | X.ABS_R WW *nn Y.ABS_R WW *nn Z.ABS_R WW *nn B.ABS_R WW *nn C.ABS_R WW *nn | C300 [oper. 16 bits] C301 [oper. 16 bits] C302 [oper. 16 bits] C303 [oper. 16 bits] C304 [oper. 16 bits] | C300000A = X.ABS.R WW10 |
| STACKING | X.STK_R WW *nn Y.STK_R WW *nn Z.STK_R WW *nn $*(\mathrm{nn}=00 \text { to } 55 \text { and } 64 \text { to } 65)$ | C310 [oper. 16 bits] C311 [oper. 16 bits] C312 [oper. 16 bits] | C3100020 = X.STK.R WW32 |


| Type of Instruction | Display | Codop (hexadecimal) | Examples |
| :---: | :---: | :---: | :---: |
| RELATIVE <br> CHECKING | X.REL_R WW *nn <br> Y.REL_R WW *nn <br> Z.REL_R WW *nn <br> B.REL_R WW *nn <br> C.REL_R WW *nn <br> X.CTL_R WW *nn <br> Y.CTL_R WW *nn <br> Z.CTL_R WW *nn <br> B.CTL_R WW *nn <br> C.CTL_R WW *nn <br> *( $\mathrm{nn}=00$ to 55 and 64 to 65 ) | C320 [oper. 16 bits] <br> C321 [oper. 16 bits] <br> C322 [oper. 16 bits] <br> C323 [oper. 16 bits] <br> C324 [oper. 16 bits] <br> C330 [oper. 16 bits] <br> C331 [oper. 16 bits] <br> C332 [oper. 16 bits] <br> C333 [oper. 16 bits] <br> C334 [oper. 16 bits] <br> WWORD No. | C3200001 = X.REL.R WW01 <br> C3300041 = X.CTL.R WW65 |
| FREE | X. FREE <br> Y. FREE <br> Z. FREE <br> B. FREE <br> C. FREE | $\begin{aligned} & \mathrm{C} 040 \\ & \mathrm{C} 041 \\ & \mathrm{C} 042 \\ & \mathrm{C} 043 \\ & \mathrm{C} 044 \end{aligned}$ |  |
| LINE | LIN. | B046 |  |
|  |  |  |  |


$\square$

Type

POS_NUM

VEL ANA NORMAL

VEL ANA INTEGRAL
X = VEL ANA_I + angle
Y = VEL ANA_I + angle
Z = VEL ANA_I + angle
B $=$ VEL ANA_I + angle
C $=$ VEL ANA_I + angle
VEL NUM NORMAL
X = VEL NUM_N + angle
Y = VEL NUM_N + angle
Z $=$ VEL NUM_N + angle
B = VEL NUM_N + angle
$\mathrm{C}=$ VEL NUM_N + angle
VEL NUM INTEGRAL
X = VEL NUM_I + angle
Y = VEL NUM_I + angle
Z = VEL NUM_I + angle
B = VEL NUM_I + angle
C = VEL NUM_I + angle

C160 [oper. 32 bits]
C161 [oper. 32 bits]
C162 [oper. 32 bits]
C163 [oper. 32 bits]
C164 [oper. 32 bits]
C170 [oper. 32 bits]
C171 [oper. 32 bits]
C172 [oper. 32 bits]
C173 [oper. 32 bits]
C174 [oper. 32 bits]
C180 [oper. 32 bits]
C181 [oper. 32 bits]
C182 [oper. 32 bits]
C183 [oper. 32 bits]
C184 [oper. 32 bits]
C190 [oper. 32 bits]
C191 [oper. 32 bits]
C192 [oper. 32 bits]
C193 [oper. 32 bits]
C194 [oper. 32 bits]
C1A0[oper. 32 bits]
C1A1 [oper. 32 bits]
C1A2 [oper. 32 bits]
C1A3 [oper. 32 bits]
C1A4 [oper. 32 bits]
C1B0[oper. 32 bits]
C1B1 [oper. 32 bits]
C1B2 [oper. 32 bits]
C1B3 [oper. 32 bits]
C1B4 [oper. 32 bits]

| Type of Instruction | Display | Codop (hexadecimal) | Examples |
| :---: | :---: | :---: | :---: |
| TEST, CONDITIONS |  |  |  |
| . 1 Operand |  |  |  |
| on Bit | IF BIT 000 (to 127) | D000 [oper. 16 bits] |  |
|  | IF/BIT 000 (to 127) | D010 [oper. 16 bits] |  |
| on Output | IF OUT 000 (to 255) | D001 [oper. 16 bits] |  |
|  | IF/OUT 000 (to 255) | D011 [oper. 16 bits] |  |
| on Input | IF IN/000 (to 255) | D002 [oper. 16 bits] |  |
|  | IF IN 000 (to 255) | D003 [oper. 16 bits] |  |
|  | IF/IN 000 (to 255) | D013 [oper. 16 bits] |  |
| on Timer | IF TIM 00 (to 15) | D004 [oper. 16 bits] |  |
|  | IF/TIM 00 (to 15) | D014 [oper. 16 bits] Operand ${ }^{\prime}$ No. |  |
| . 2 Operands |  |  |  |
| * on Word (16 bits) | IF WRD 000 (to 4095) | D300 [oper. 16 bits] |  |
| -> 1st Operand | IF/WRD 000 (to 4095) | D310 [oper. 16 bits] |  |
| with decimal value | $=0000$ (to 9999) | D400 [oper. 16 bits] |  |
|  | $>=0000$ (to 9999) | D401 [oper. 16 bits] |  |
|  | < $=0000$ (to 9999) | D402 [oper. 16 bits] | Note : If the decimal |
|  | AND 0000 (to 9999) | D403 [oper. 16 bits] | value cannot exceed |
| with hexadecimal value | $=0000$ (to FFFF) |  | 9,999, the hexadecimal value goes up to 65,535 . |
|  | $>=0000$ (to FFFF) | D411 [oper. 16 bits] |  |
|  | < $=0000$ (to FFFF) | D412 [oper. 16 bits] |  |
|  | AND 0000 (to FFFF) | D413 [oper. 16 bits] |  |
| with Counter | $=\mathrm{CNT} 00$ (to 15) | D420 [oper. 16 bits] |  |
|  | $>=$ CNT 00 (to 15) | D421 [oper. 16 bits] |  |
|  | $<=$ CNT 00 (to 15) | D422 [oper. 16 bits] |  |
|  | AND CNT 00 (to 15) | D423 [oper. 16 bits] |  |
| with Inputs (modulo 16) | $=\mathrm{IN} 000$ (to 112) | D430 [oper. 16 bits] |  |
|  | $>=I N 000$ (to 112) | D431 [oper. 16 bits] |  |
|  | < =IN 000 (to 112) | D432 [oper. 16 bits] |  |
|  | AND IN 000 (to 112) | D433 [oper. 16 bits] |  |
| with Word (16 bits) | = WRD 0000 (to 4095) | D440 [oper. 16 bits] |  |
|  | > = WRD 0000 (to 4095) | D441 [oper. 16 bits] |  |
|  | $<=$ WRD 0000 (to 4095) | D442 [oper. 16 bits] |  |
|  | AND WRD 0000(to 4095 ) | D443 [oper. 16 bits] |  |


| Type of Instruction | Display | Codop (hexadecimal) | Examples |
| :---: | :---: | :---: | :---: |
| * on WWord (32 bits) | IF WWRD 000 (to 127) | D320 [oper. 16 bits] | Note : If the decimal value cannot exceed 9,999,999, the hexadecimal value goes up to 4,294,967,295. |
| -> 1st Operand | IF/WWRD 000 (to 127) | D330 [oper. 16 bits] |  |
| with decimal value | $\begin{aligned} & =00000000 \text { (to } 09999999 \text { ) } \\ & >=00000000 \text { (to 09999999) } \\ & <=00000000 \text { (to } 09999999 \text { ) } \end{aligned}$ <br> AND 00000000 (to 09999999 | D500 [oper. 32 bits] D501 [oper. 32 bits] D502 [oper. 32 bits] D503 [oper. 32 bits] |  |
| with hexadecimal value | $\begin{aligned} & =00000000 \text { (to FFFFFFFF) } \\ & >=00000000 \text { (to FFFFFFFF) } \\ & <=00000000 \text { (to FFFFFFFF) } \\ & \text { AND } 00000000 \text { (to FFFFFFFF } \end{aligned}$ | D510 [oper. 32 bits] D511 [oper. 32 bits] D512 [oper. 32 bits] D513 [oper. 32 bits] |  |
| with Counter | $\begin{aligned} & =\text { CNT } 00 \text { (to } 15 \text { ) } \\ & >=\text { CNT } 00 \text { (to } 15 \text { ) } \\ & <=\text { CNT } 00 \text { (to 15) } \\ & \text { AND CNT } 00 \text { (to } 15 \text { ) } \end{aligned}$ | D520 [oper. 16 bits] <br> D521 [oper. 16 bits] <br> D522 [oper. 16 bits] <br> D523 [oper. 16 bits] |  |
| with Inputs (modulo 16) | $\begin{aligned} & =\text { IN } 000 \text { (to } 112 \text { ) } \\ & >=\text { IN } 000 \text { (to } 112 \text { ) } \\ & <=\text { IN } 000 \text { (to } 112 \text { ) } \\ & \text { AND IN } 000 \text { (to 112) } \end{aligned}$ | D530 [oper. 16 bits] D531 [oper. 16 bits] D532 [oper. 16 bits] D533 [oper. 16 bits] |  |
| with Word (16 bits) | $\begin{aligned} & =\text { WRD } 0000 \text { (to } 4095 \text { ) } \\ & >=\text { WRD } 0000 \text { (to } 4095 \text { ) } \\ & \text { <= WRD } 0000 \text { (to } 4095 \text { ) } \\ & \text { AND WRD } 0000 \text { (to } 4095 \end{aligned}$ | D540 [oper. 16 bits] D541 [oper. 16 bits] D542 [oper. 16 bits] D543 [oper. 16 bits] |  |
| with WWord (32 bits) | $\begin{aligned} & =\text { WWRD } 000 \text { (to 127) } \\ & >=\text { WWRD } 000 \text { (to } 127 \text { ) } \\ & \text { <=WWRD } 000 \text { (to 127) } \\ & \text { AND WWRD } 000(\text { to } 127 \text { ) } \end{aligned}$ | D550 [oper. 16 bits] <br> D551 [oper. 16 bits] <br> D552 [oper. 16 bits] <br> D553 [oper. 16 bits] |  |
| * on Counter | IF CNT 00 (to 15) | D340 [oper. 16 bits] |  |
| -> 1st Operand | IF/CNT 00 (to 15) | D350 [oper. 16 bits] |  |
| with decimal value | $\begin{aligned} & =0000 \text { (to 9999) } \\ & >=0000 \text { (to 9999) } \\ & <=0000 \text { (to 9999) } \\ & \text { AND } 0000 \text { (to 9999) } \end{aligned}$ | D900 [oper. 16 bits] D901 [oper. 16 bits] D902 [oper. 16 bits] D903 [oper. 16 bits] |  |
| with hexadecimal value | $\begin{aligned} & =0000 \text { (to FFFF) } \\ & >=0000 \text { (to FFFF) } \\ & <=0000 \text { (to FFFF) } \\ & \text { AND } 0000 \text { (to FFFF) } \end{aligned}$ | D910 [oper. 16 bits] D911 [oper. 16 bits] D912 [oper. 16 bits] D913 [oper. 16 bits] |  |
| with Counter | $\begin{aligned} & =\text { CNT } 00 \text { (to } 15 \text { ) } \\ & >=\text { CNT } 00 \text { (to } 15 \text { ) } \\ & <=\text { CNT } 00 \text { (to 15) } \\ & \text { AND CNT } 00 \text { (to } 15 \text { ) } \end{aligned}$ | D920 [oper. 16 bits] <br> D921 [oper. 16 bits] <br> D922 [oper. 16 bits] <br> D923 [oper. 16 bits] |  |


| Type of Instruction | Display | Codop (hexadecimal) | Examples |
| :---: | :---: | :---: | :---: |
| with Inputs (modulo 16) <br> with Word (16 bits) | $\begin{aligned} & =\text { IN } 000 \text { (to } 112 \text { ) } \\ & >=\text { IN } 000 \text { (to } 112 \text { ) } \\ & <=\text { IN } 000 \text { (to } 112 \text { ) } \\ & \text { AND IN } 000 \text { (to } 112 \text { ) } \\ & =\text { WRD } 0000 \text { (to } 4095 \text { ) } \\ & >=\text { WRD } 0000 \text { (to } 4095 \text { ) } \\ & <=\text { WRD } 0000 \text { (to } 4095 \text { ) } \end{aligned}$ AND WRD 0000(to 4095) | D930 [oper. 16 bits] D931 [oper. 16 bits] D932 [oper. 16 bits] D933 [oper. 16 bits] <br> D940 [oper. 16 bits] D941 [oper. 16 bits] D942 [oper. 16 bits] D943 [oper. 16 bits] |  |
| INITIALIZATION <br> . 1 Operand $\begin{array}{r} * \text { on Bit }->1 \\ \text { on Bit }->0 \end{array}$ $\text { * on Output }->1$ $\text { on Output -> } 0$ $\text { * on Word -> } 0$ $\text { * on WWord }->0$ $\text { * on Counter } \rightarrow>0$ | SET.BIT 032 (to 127) RST.BIT 032 (to 127) <br> SET.OUT 000 (to 127) RST.OUT 000 (to 127) <br> RST.WRD 0000 (to 4095 ) <br> RST.WWRD 00 (to 63) <br> RST.CNT 0000 (to 0015) <br> RST.CNT 0041 (to 9980) | D015 [oper. 16 bits] D017 [oper. 16 bits] D016 [oper. 16 bits] D018 [oper. 16 bits] D019 [oper. 16 bits] <br> Variable number D01D [oper. 16 bits] Variable number D01A 00 [oper. 8 bits] Counter number D01A[oper. 8 bits] [oper. 8 bits] <br>  |  |
| . 2 Operands <br> * on Word (16 bits) <br> -> 1st Operand with decimal value <br> with hexadecimal value | SET.WRD 0000 (to 4095) <br> $=0000$ (to 9999) <br> +0000 (to 9999) <br> - 0000 (to 9999) <br> x 0000 (to 9999) <br> / 0000 (to 9999) <br> AND 0000 (to 9999) OR 0000 (to 9999) <br> $=0000$ (to FFFF) <br> +0000 (to FFFF) <br> - 0000 (to FFFF) <br> x 0000 (to FFFF) <br> / 0000 (to FFFF) <br> AND 0000 (to FFFF) <br> OR 0000 (to FFFF) | D600 [oper. 16 bits] <br> D700 [oper. 16 bits] D701 [oper. 16 bits] D702 [oper. 16 bits] D703 [oper. 16 bits] D704 [oper. 16 bits] D705 [oper. 16 bits] D706 [oper. 16 bits] <br> D710 [oper. 16 bits] D711 [oper. 16 bits] D712 [oper. 16 bits] D713 [oper. 16 bits] D714 [oper. 16 bits] D715 [oper. 16 bits] D716 [oper. 16 bits] |  |


| Type of Instruction | Display | Codop (hexadecimal) | Examples |
| :---: | :---: | :---: | :---: |
| with Counter | $\begin{aligned} & \text { = CNT } 00 \text { (to 15) } \\ & \text { + CNT } 00 \text { (to 15) } \\ & \text { - CNT } 00 \text { (to 15) } \\ & \text { x CNT } 00 \text { (to 15) } \\ & \text { / CNT00 (to 15) } \\ & \text { AND CNT 00 (to 15) } \\ & \text { OR CNT } 00 \text { (to 15) } \end{aligned}$ | D720 [oper. 16 bits] D721 [oper. 16 bits] D722 [oper. 16 bits] D723 [oper. 16 bits] D724 [oper. 16 bits] D725 [oper. 16 bits] D726 [oper. 16 bits] |  |
| with Inputs (modulo 16) | $\begin{aligned} & \text { = IN } 000 \text { (to 112) } \\ & \text { + IN } 000 \text { (to 112) } \\ & \text { - IN } 000 \text { (to 112) } \\ & \text { x IN } 000 \text { (to 112) } \\ & \text { / IN } 000 \text { (to 112) } \\ & \text { AND IN } 000 \text { (to 112) } \\ & \text { OR IN } 000 \text { (to 112) } \end{aligned}$ | D730 [oper. 16 bits] D731 [oper. 16 bits] D732 [oper. 16 bits] D733 [oper. 16 bits] D734 [oper. 16 bits] D735 [oper. 16 bits] D736 [oper. 16 bits] |  |
| with Word (16 bits) | = WRD 0000 (to 4095) <br> + WRD 0000 (to 4095) <br> - WRD 0000 (to 4095) <br> x WRD 0000 (to 4095) <br> / WRD 0000 (to 4095) <br> AND WRD 0000 (to 4095 <br> OR WRD 0000 (to 4095) | D740 [oper. 16 bits] D741 [oper. 16 bits] D742 [oper. 16 bits] D743 [oper. 16 bits] D744 [oper. 16 bits] D745 [oper. 16 bits] D746 [oper. 16 bits] |  |
| * on WWord (32 bits) <br> -> 1st Operand with decimal value | SET.WWRD 000 (to 127) | D620 [oper. 16 bits] |  |
|  | $=00000000$ (to 09999999) | D800 [oper. 32 bits] |  |
|  | + 00000000 (to 09999999) | D801 [oper. 32 bits] |  |
|  | - 00000000 (to 09999999) | D802 [oper. 32 bits] |  |
|  | X 00000000 (to 09999999) | D803 [oper. 32 bits] |  |
|  | / 00000000 (to 09999999) | D804 [oper. 32 bits] |  |
|  | AND 00000000 (to 09999999) | D805 [oper. 32 bits] |  |
|  | OR 00000000 (to 09999999) | D806 [oper. 32 bits] |  |
| with hexadecimal value | $=00000000$ (to FFFFFFFF) | D810 [oper. 32 bits] |  |
|  | + 00000000 (to FFFFFFFFF) | D811 [oper. 32 bits] |  |
|  | - 00000000 (to FFFFFFFF) | D812 [oper. 32 bits] |  |
|  | x 00000000 (to FFFFFFFFF) | D813 [oper. 32 bits] |  |
|  | / 00000000 (to FFFFFFFF) | D814 [oper. 32 bits] |  |
|  | AND 00000000 (to FFFFFFFF | D815 [oper. 32 bits] |  |
|  | OR 00000000 (to FFFFFFFF) | D816 [oper. 32 bits] |  |
| with Counter | $=$ CNT 00 (to 15) | D820 [oper. 16 bits] |  |
|  | + CNT 00 (to 15) | D821 [oper. 16 bits] |  |
|  | - CNT 00 (to 15) | D822 [oper. 16 bits] |  |
|  | x CNT 00 (to 15) | D823 [oper. 16 bits] |  |
|  | / CNT 00 (to 15) | D824 [oper. 16 bits] |  |
|  | AND CNT 00 (to 15) | D825 [oper. 16 bits] |  |
|  | OR CNT 00 (to 15) | D826 [oper. 16 bits] |  |


| Type of Instruction | Display | Codop (hexadecimal) | Examples |
| :---: | :---: | :---: | :---: |
| with Inputs (modulo 16) | $=\mathrm{IN} * \mathrm{nn}$ | D830 [oper. 16 bits] |  |
|  | $+\mathrm{IN} * \mathrm{nn}$ | D831 [oper. 16 bits] |  |
|  | -IN *nn | D832 [oper. 16 bits] |  |
| $\begin{aligned} & * \mathrm{nn}=00 \text { to } 112 \\ & \text { and } 136 \text { to } 240 \end{aligned}$ | x IN * nn | D833 [oper. 16 bits] |  |
|  | / IN *nn | D834 [oper. 16 bits] |  |
|  | AND IN *nn | D835 [oper. 16 bits] |  |
|  | OR IN *nn | D836 [oper. 16 bits] |  |
| with Word (16 bits) | $=$ WRD 0000 (to 4095) | D840 [oper. 16 bits] |  |
|  | + WRD 0000 (to 4095) | D841 [oper. 16 bits] |  |
|  | - WRD 0000 (to 4095) | D842 [oper. 16 bits] |  |
|  | x WRD 0000 (to 4095) | D843 [oper. 16 bits] |  |
|  | / WRD 0000 (to 4095) | D844 [oper. 16 bits] |  |
|  | AND WRD 0000 (to 4095) | D845 [oper. 16 bits] |  |
|  | OR WRD 0000 (to 4095) | D846 [oper. 16 bits] |  |
| with WWord (32 bits) | $=\mathrm{WWRD} * \mathrm{nn}$ and 200-202 | D850 [oper. 16 bits] |  |
|  | + WWRD *nn | D851 [oper. 16 bits] |  |
|  | - WWRD *nn | D852 [oper. 16 bits] |  |
| *nn $=0$ to 127 | x WWRD *nn | D853 [oper. 16 bits] |  |
|  | / WWRD *nn | D854 [oper. 16 bits] |  |
|  | AND WWRD*nn | D855 [oper. 16 bits] |  |
|  | OR WWRD *nn | D856 [oper. 16 bits] |  |
| * on Counter <br> -> 1st Operand <br> with decimal value | SET.CNT 0000 (to 0015) | D640 [oper. 8 bits] | Standard counter |
|  | SET.CNT 0041 (to 9980) | D640[oper. 8 bits] [oper 8 bit PRG No. SPNo. | Stacking counter |
|  | $=0000$ (to 9999) | DA00 [oper. 16 bits ] |  |
|  | + 0000 (to 9999) | DA01 [oper. 16 bits] |  |
|  | - 0000 (to 9999) | DA02 [oper. 16 bits] |  |
|  | x 0000 (to 9999) | DA03 [oper. 16 bits] |  |
|  | / 0000 (to 9999) | DA04 [oper. 16 bits] |  |
|  | AND 0000 (to 9999) | DA05 [oper. 16 bits] |  |
|  | OR 0000 (to 9999) | DA06 [oper. 16 bits] |  |
| with hexadecimal value | $=0000$ (to FFFF) | DA10 [oper. 16 bits] |  |
|  | + 0000 (to FFFF) | DA11 [oper. 16 bits] |  |
|  | - 0000 (to FFFF) | DA12 [oper. 16 bits] |  |
|  | x 0000 (to FFFF) | DA13 [oper. 16 bits] |  |
|  | / 0000 (to FFFF) | DA14 [oper. 16 bits] |  |
|  | AND 0000 (to FFFF) | DA15 [oper. 16 bits] |  |
|  | OR 0000 (to FFFF) | DA16 [oper. 16 bits ] |  |
| with Counter | $=$ CNT 00 (to 15) | D920 [oper. 16 bits] |  |
|  | + CNT 00 (to 15) | D921 [oper. 16 bits] |  |
|  | - CNT 00 (to 15) | D922 [oper. 16 bits] |  |
|  | x CNT 00 (to 15) | D922 [oper. 16 bits] |  |
|  | / CNT 00 (to 15) | D922 [oper. 16 bits] |  |
|  | AND CNT 00 (to 15) | D923 [oper. 16 bits] |  |
|  | OR CNT 00 (to 15) | D923 [oper. 16 bits] |  |


| Type of Instruction | Display | Codop (hexadecimal) | Examples |
| :---: | :---: | :---: | :---: |
| with Inputs (modulo 16) <br> with Word (16 bits) | $=\operatorname{IN} 000$ (to 112) <br> + IN 000 (to 112) <br> - IN 000 (to 112) <br> x IN 000 (to 112) <br> / IN 000 (to 112) <br> AND IN 000 (to 112) OR IN 000 (to 112) <br> $=$ WRD 0000 (to 4095) <br> + WRD 0000 (to 4095) <br> - WRD0000 (to 4095) <br> x WRD 0000 (to 4095) <br> / WRD 0000 (to 4095) <br> AND WRD 0000 (to $409 \$$ ) OR WRD 0000 (to 4095) | DA30 [oper. 16 bits] DA31 [oper. 16 bits] DA32 [oper. 16 bits] DA33 [oper. 16 bits] DA34 [oper. 16 bits] DA35 [oper. 16 bits] DA36 [oper. 16 bits] <br> DA40 [oper. 16 bits] DA41 [oper. 16 bits] DA42 [oper. 16 bits] DA43 [oper. 16 bits] DA44 [oper. 16 bits] DA45 [oper. 16 bits] DA46 [oper. 16 bits] |  |
| $->+1$ $->-1$ | INC.CNT 0000 (to 0015) INC.CNT 0041 (to 9980) DEC.CNT 0000 (to 0015) DEC.CNT 0041 (to 9980) | D01B 00 [oper. 8 bits] Standard No. D01B[oper. 8 bits] [oper. 8 bits PRG No. SP No. D01C 00 [oper. 8 bits] Standard No. D01C[oper. 8 bits] [oper. 8 bits $\downarrow \quad$ PRG No. SP No. |  |

## II - 2. PLC programs

| Type of Instruction | Display | Codop (hexadecimal) |
| :---: | :---: | :---: |
| PROG.PLC xx header (num) | PLC xx | FC [oper. 16 bits] PLC No. |
| TEST CONDITION | IF ... | See part programs |
| INITIALISATION | SET ... <br> RST ... <br> INC ... <br> DEC ... | See part programs |
| COMPARISON $\mathrm{xxxx}>=\mathrm{xxxx}$ | CMP 0000 (to 0015) VAL 0000 (to FFFF) 0000 (to 0015) | D020 [oper. 16 bits] [oper. 16 bits] <br> Counter No. Value |
| TIMER xx VALUE xxxx | TIMER 00 (to 15) VAL 0000 (to 9999) | $\begin{aligned} & \text { D021 [oper. } 16 \text { bits] [oper. } 16 \text { bits] } \\ & \text { Timer No. Pre-selection No. } \end{aligned}$ |
| AND FUNCTION on BIT | AND BIT 000 (to 127) | D022 [oper. 16 bits] |
| AND FUNCTION on OUTPUT | AND OUT 000 (to 127) | D023 [oper. 16 bits] |
| AND FUNCTION on BIT | OR BIT 000 (to 127) | D024 [oper. 16 bits] |
| OR FUNCTION on OUTPUT | OR OUT 000 (to 127) | D025 [oper. 16 bits] Variables No. |
| END OF PROGRAM | END | F5 [oper. 16 bits] PLC No. |

## III - PROGRAM CODES

## III - 1. Declaration of programs, subroutines and PLCs

- Header codes of PRG, SP...., SR, PLC
- F9b xn $\quad=$ Main program
- b = 0, standard PRG (encoded on 15 bits)
$\mathrm{b}=1$, SAP PRG (encoded on 15 bits)
- FAnn = STD, STK.. // subroutine (see stacking header)
- FBnn $\quad=$ Return subroutine (see home return header)
- FCnn $\quad=$ PLC program
- FEnn = FREE


## STEP TRANSITION codes

- EC00 + Step number 0 to 999
- E.g. : EC12 => Step number 18 (decimal)
- E.g. : ED00 => Step number 256 (decimal)

END of PRG, SP...., SR, PLC codes

- F0nn = End of "standard" SP nn.
- F1nn $\quad=$ End of "standard" stacking SP nn.
- F2nn = End of "general" stacking SP nn.
- F3nn $\quad=$ End of $\mathrm{SP} / / \mathrm{nn}$.
- F4nn $\quad=$ End of simple or total SR nn.
- F8nn $\quad=$ End of simple or total SR with return to step 0 of PRG 00.
- F5nn = End of PLC nn.
- F7nn $\quad=$ End of main program (PRG) nn.
$P$ PRG architecture in the memory area

| previous program |  |
| :---: | :---: |
| $\left.\begin{array}{c} \mathrm{F} 9 \mathrm{nn} \\ \text { F7 } \mathrm{nn} \end{array}\right\} \text { PRG (text) }$ |  |
| $\left.\begin{array}{l} \text { FA } x x \\ \text { F1'xx } \end{array}\right\} \text { SP }$ | PRG nn |
| $\left.\begin{array}{c} \mathrm{FB} \mathrm{pp} \\ \mathrm{~F} 4 \mathrm{pp} \end{array}\right\} \mathrm{SR}$ |  |
| F9 mm | \} following PRG |

## III - 2. Subroutine and program calls

SPECIFIC codes for SP, SR, PLC as an instruction

- E000 [oper. 16 bits] :

Standard SP SP nn Lmm ( $\mathrm{nn}=01$ to 40 ) ( $\mathrm{mm}=00$ to 99 )
Regular Stacking SP SP nn D Lmm (or I Lmm) ( $\mathrm{nn}=41$ to 60) ( $\mathrm{mm}=00$ to 99)
General Stacking SP SP nn D Lmm (or I Lmm) ( $\mathrm{nn}=61$ to 80) (mm = 00 to 99)
Parallel SP SP nn L00 ( $\mathrm{nn}=81$ to 99)
The operand contains :
. high order word -> the LABEL number
-> bit $0 \times 8000$ at 0 indicates DIRECT
-> bit $0 \times 8000$ at 1 indicates REVERSE
. low order word $->$ the SP number.
E.g. : E000 0103 -> SP 03 L01
E.g. : E000 8229 -> SP 41 I L02

- E100 [oper. 16 bits] : PLC prog. - Display : PLC 00 (to 99)
- E500 [oper. 16 bits] : Home Return - Display : SR 01 (to 99)
- Return label
- E600 [oper. 16 bits] : Labels "L" for SP - Display : L00 to L99
- E700 [oper. 16 bits] : Labels "R" for SR - Display : R00 to R99


## IV - VARIABLE ADDRESSING

IV - 1. Output - OUT -
Accessible in read and write.

| Number (logical address) | Physical address | Structures / Functions |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { OUT } 000 \\ \downarrow \\ \text { OUT } 255 \end{gathered}$ | $\begin{gathered} 28 \mathrm{~A} 0 \\ \downarrow \\ 299 \mathrm{~F} \end{gathered}$ | 2 A1D <br> Forcing (Extended monitor) | used <br> OUT 125 <br> Continuous status (See Param. No 14 |

IV - 2. Input - IN -
Accessible in read.

| Number <br> (logical address) | Physical <br> address | Structures / Functions |  |
| :---: | :---: | :---: | :---: |
| IN 000 <br> $\downarrow$ | 29 A 0 <br> $\downarrow$ | 29 AB |  |
| IN 255 |  |  |  |$\quad \square$

## IV - 3. User and system bits - BIT -

Each address corresponds to an 8 bit structure in memory.

$\mathrm{x}=$ bit number in hexadecimal (e.g.: Bit 31, address $=0282 \mathrm{~F}$ ).
Only the low order word is used.

- System bits accessible in Read - No. 0 to 30.
- System bits accessible in Read and Write - No. 31 to 33.
- User bits accessible in Read and Write - No. 34 to 127.

For the definition of these bits, see the Programming Level 2 manual, paragraph I3.

## IV - 4. 16 bits user and system words - WRD -

| Number (logical address) | Physical address | Structures / Functions |
| :---: | :---: | :---: |
|  | $\begin{gathered} \text { 2AA0 } \\ 2 \mathrm{ADF} \end{gathered}$ | 32 user Words (read/write) with no predefined functions. <br> B15 <br> 16 bit structure available |
| WRD 0032 <br> WRD 0063 | $\begin{gathered} 2 \mathrm{AE} 0 \\ \downarrow \\ 2 \mathrm{~B} 1 \mathrm{E} \end{gathered}$ | 32 system Words (read only). For the definition of these words, see the Programming Level 2 manual, paragraph I4 |
| WRD 0064 <br> WRD 0079 | $\begin{gathered} 2 \mathrm{~B} 20 \\ \downarrow \\ 2 \mathrm{~B} 3 \mathrm{~F} \end{gathered}$ | 16 user Words (read/write) supporting the PLC timers (TIM 00 to TIM 15). |
| WRD 0080 <br> WRD 0095 | $\begin{gathered} 2 \mathrm{~B} 40 \\ \downarrow \\ 2 \mathrm{~B} 5 \mathrm{~F} \end{gathered}$ | 16 user Words (read/write) supporting the standard counters (CNT 00 to CNT 15). |
| WRD 0096 <br> WRD 4096 | 2B60 <br> 3A9F | 4000 user Words (read/write) supporting the stacking subroutine counters (CNT 0041 to CNT 9980). |

## IV - 5.32 bit user and system words - WWRD -

| Number (logical address) | Physical address | Structures / Functions |
| :---: | :---: | :---: |
| WWRD 000 <br> WWRD 063 | $\begin{gathered} 6230 \\ \boldsymbol{\nabla}^{6327} \end{gathered}$ | 64 user Words (read/write) with no predefined functions. <br> 32 bit structure available |
| WWRD 064 <br> WWRD 127 | $\underset{642 \mathrm{C}}{6328}$ | 64 system Words (read only). For the definition of these words, see the Programming Level 2 manual, paragraph I5 |
| WWRD 0116 WWRD 0117 | $\begin{aligned} & 6400 \\ & 6404 \end{aligned}$ | Specific words <br> Values for calculating the automatic anticipated restart. Values for calculating the automatic anticipated restart. See chapter VI - page 28. |

## IV - 6. Counters

Each address corresponds to a 16 bit structure in the memory.

. values from 0000 to 9999 in decimal
. values from 0000 to FFFF in hexadecimal
$\mathrm{x}=$ bit number in hexadecimal (e.g.: CNT 0008, address $=2$ B50).

- Standard counters - No. 0000 to 0015 (0x2B40 to 0x2B5E).
- Regular stacking counters - No. 0041 to 9960 (as from 0x2 B60).
- General stacking counters - No 0061 to 9980.

For the definition of these counters, see the Programming Level 2 manual, paragraph I6.

## IV - 7. Timers

IV - 7. 1.End of timer for part program
Accessible in read and write.

| Number <br> (logical address) | Physical <br> address | Structures / Functions |
| :---: | :---: | :---: |
| TIM00 | 2890 |  |
| TIM01 | 2891 |  |
| TIM02 | 2892 |  |
| TIM03 | 2893 |  |
| TIM04 | 2894 |  |
| TIM05 | 2895 |  |
| TIM06 | 2896 |  |
| TIM07 | 2897 |  |
| TIM08 | 2898 |  |
| TIM09 | 2899 |  |
| TIM10 | 289 A |  |
| TIM11 | 289 B |  |
| TIM12 | 289 C |  |
| TIM13 | 289 D |  |
| TIM14 | 289 E |  |
| TIM15 | 289 F |  |

## IV - 7. 2.PLC timer

TIM00 to $15=$ WRD 0064 to 0079 see chapter IV - 4 .
Accessible in read and write.

## V - CPU FAULT SIGNALLING

## V - 1. Flashing Leds

These signal a CAN network fault by displaying the problem number in binary on the LEDs at the bottom of the CPU, and the node number (if concerned) on the LEDs at the top if the pendant is not functioning.


Note : In the event of a NODE GUARDING fault, fault 15 may appear alternately with fault 10.

## V - 2. Fixed Leds

These signal a fault when powering up by giving the problem number in binary on the LEDs at the bottom of the CPU, and the node number (if concerned) on the LEDs at the top if the pendant is not functioning.


$$
1=\text { Problem with recovering the parameters in Flashprom }
$$


$2=$ Problem during the opening of the PC link


3 = Problem during the opening of the EUROMAP 17 link


4 = Problem during the opening of the printer 2 link

$5=$ Problem during the opening of the CAN link

$6=$ Message not present in Flashprom


7 = Problem with the CPU's RAM

$8=$ Problem with the Flashprom's checksum

$10=$ The configuration has changed

$11=$ Problem during the initialization of the axes' boards by the CPU

$15=$ Communication problem with the pendant during powering up. The CAN speed may be changed by transfering the parameters with the PC at 2400 Bds, slave $=1$.

## VI - IMM ANTICIPATED RESTART

- Parameter 174 : type of IMM anticipated restart
- 0 : no anticipated restart
- 1 : anticipated restart
- 2 : programmed delay anticipated restart $->$ WWRD 63 programmed in step 0.
- Parameter 175 : basic value of the auto-adaptative delay and double the minimum value of the programmed delay

Parameter 176 : minimum value of the auto-adaptative delay (safety margin)
Anticipated restart effective if :

- offset wait is not valid (parameter 451)
- and if the robot is in automatic
- and if Kv equals 100 \%
- and if there is a SET WWRD63 in step 0 of the program
- and if the value of WWRD63 is greater than or equal to

$\mathrm{Tr}=$ robot disengaging time in $1 / 10 \mathrm{~s}$ (WWRD 116)
$\mathrm{Tm}=\mathrm{IMM}$ motion start time in $1 / 10 \mathrm{~s}$ (WWRD 117)
$\mathrm{Rt}=$ theoretical delay $=\mathrm{Tr}-\mathrm{Tm}+\mathrm{P} 176$ or 0 if the result is negative
Rapp $=$ Applied delay


There is a fault if mould open (or OPA) goes to 0 and BHM $=0$
D_5 : MOVEMENT OUTSIDE CAMS (if there is no anticipated restart running)
D_32: PREMATURE MACHINE RESTART (if there is an anticipated restart running)

- Safety circuit principle.

A hard-wired circuit controls the respective positions of the moving mould ("MO" = Mould Open signal) and of the robot ("ZBD" = Arm Free Area / "ZHM" = Outside Mould Area signal).
The output of this hard-wired circuit ("MO" + "ZBD" + 'ZHM" = "KA301") activates a power relay (KA301 contactor).

During normal operation, the KA301 relay is activated. The KA301 contacts are used in series with the SBD relay contact from the interface board, which therefore means that the software safety that manages the SBD relay with a hard-wired safety device is doubled.
When there is a fault (robot position not conform compared to the moving mould position), the KA301 relay falls, which in turn activates the control relay KA16A, which is self-powered and which stops the KA301 relay becoming active (the blocking of KA301 prohibits the IMM cycle).
You must power down the robot cabinet to cancel this fault.


B
IF IN XX
SET WORD $62=200$

Until a parameter for the control input for the anticipated restart safety circuit is integrated into the software, this input must be monitored and a fault must be generated using the monitoring PLC.

RELANCE ANTICIPEE NON CONFORME : in French<br>ANTICIPATED RESTART NOT CONFORM : in English<br>REARME ANTICIPADO NO CONFORME : in Spanish<br>VORAUSB. NEUSTART FEHLERHAFT : in German


[^0]:    * The actions and outputs replaced by text (e.g.: part grip 1) keep the same CODOP

